EE Student Information

The Department of Electrical Engineering supports Black Lives Matter. Read more.

• • • • •

EE Student Information, Spring Quarter through Academic Year 2020-2021: FAQs and Updated EE Course List.

Updates will be posted on this page, as well as emailed to the EE student mail list.

Please see Stanford University Health Alerts for course and travel updates.

As always, use your best judgement and consider your own and others' well-being at all times.

OSA/SPIE present "A revolution in high-performance computing driven by CMOS-integrated photonics"

A revolution in high-performance computing driven by CMOS-integrated photonics
Tuesday, February 11, 2020 - 4:15pm
Allen 101X
Dr. John Fini (Ayar Labs)
Abstract / Description: 

Recent years have seen an explosive growth in bandwidth requirements at all levels of computing, from consumer-grade GPUs to datacenters and supercomputers. Consensus is growing that traditional interconnect development is reaching its limits. Electrical I/O is limited to line data rates of around 112 Gbps, given physical limits of copper and dielectrics losses, and noise. Proposed approaches to surpass this limit increasingly offer higher rates without providing any real benefit; bandwidth comes with degradation of power consumption, complexity, and cost. Furthermore, the 112 Gbps limit is achievable only over very short distances, constraining the architecture of computer systems.

Photonic I/O is the only viable, near-term path to increasing data rates, and to solving the problems of power consumption, bandwidth, and latency faced by electrical I/O. Its low latency and low propagation loss can enable new "disaggregated" computer architectures, with separate chips of memory and logic linked over larger distances for more efficient utilization.

Ayar labs is pursuing a photonic interconnect solution that involves an external multi-wavelength laser source, an integrated transceiver chip with photonics densely integrated along with CMOS circuits, along with advanced chip packaging and optical-fiber connectivity. The transceiver chip integrates electro-optic modulators and detectors with analog drivers, control logic, and SERDES, taking advantage of dense integration to reduce parasitics, power consumption, latency, and packaging costs. Micro-rings provide wavelength-division multiplexing of many channels needed to achieve high capacity per chip edge at low power consumption. This development comes at an exciting time: the emergence of a large-scale process for CMOS-compatible photonics along with and advanced packaging ecosystem is converging with an acute market need for bandwidth density.