EE Student Information

The Department of Electrical Engineering supports Black Lives Matter. Read more.

• • • • 

 EE Student Information, Spring & Summer Quarters 19-20: FAQs and Updated EE Course List.

Updates will be posted on this page, as well as emailed to the EE student mail list.

Please see Stanford University Health Alerts for course and travel updates.

As always, use your best judgement and consider your own and others' well-being at all times.

EE380 Computer Systems Colloquium presents "A Superscalar Out-of-Order x86 Soft Processor for FPGA"

A Superscalar Out-of-Order x86 Soft Processor for FPGA
Wednesday, June 5, 2019 - 4:30pm
Shriram 104
Henry Wong (Intel)
Abstract / Description: 

Although FPGAs continue to grow in capacity, FPGA-based soft processors have grown little because of the difficulty of achieving higher performance in exchange for area. Superscalar out-of-order processor microarchitectures have been used successfully for hard processors for many years, but have so far been avoided for FPGAs due to the area increase and the expectation that a loss in clock frequency would more than offset the instructions-per-cycle (IPC) gains.

This talk summarizes my attempt at designing an out-of-order x86 CPU for FPGA. With careful microarchitectural choices and circuit design, I show that it is possible to build a complex microarchitecture on an FPGA, getting about 2.7x performance per clock and 0.8x clock frequency of Altera's Nios II/f single-issue in-order processor. This talk will cover a high-level overview of the microarchitecture and some of the interesting LUT-based circuits used in the processor.


Henry Wong did his graduate studies at the University of British Columbia (M.A.Sc., 2008) and University of Toronto (Ph.D., 2017). He joined Intel (Hillsboro) in 2018 and currently works on CPU architecture. In his chronically-insufficient spare time, he maintains a website for teaching Verilog, a web-based CPU simulator, and occasionally reverse-engineers things using microbenchmarks.