

Novel On-Chip Fully Monolithic Integration of GaAs Devices With Completely Fabricated Si CMOS Circuits

Kai Ma, *Student Member, IEEE*, Ray Chen, *Student Member, IEEE*, David A. B. Miller, *Fellow, IEEE*, and James S. Harris, Jr., *Fellow, IEEE*

Abstract—We monolithically integrated polycrystalline GaAs metal-semiconductor-metal (MSM) photoconductive switches with a completely fabricated Si-CMOS amplifier and obtained a properly functional optical receiver, without altering the Si circuit performance. To our knowledge, this is the first time a fully monolithic on-chip integration has been achieved.

Index Terms—Analog-to-digital converter (ADC), GaAs on Si, integrated optoelectronic CMOS circuit, metal-semiconductor-metal (MSM) switch, molecular beam epitaxy (MBE), monolithic integration, on-chip integration, optical receiver, photoconductive switch, polycrystalline GaAs (poly-GaAs).

I. INTRODUCTION

WHILE Si-CMOS circuits with ever higher density and speed dominate most high-performance electronics, III-V semiconductor optoelectronics still dominate high-bandwidth regimes, such as telecommunications, optical communications and high-frequency instrumentation. As both technologies quickly advance, more applications could benefit from coupling Si-ICs with III-V optoelectronic components and high-speed circuits. As Si-ICs become ever more powerful and complex, fundamental limitations, such as signal skew, clock jitter, maximum clock frequency, high-speed I/O, pin count, and power dissipation are all identified as significant barriers to continued progress. Optical interconnects have been an attractive candidate to alleviate many of these problems and enable optical transmission of inter- and intra-chip signals. Despite recent progress in silicon optoelectronic devices, the technology is still far behind that of compound semiconductors in its ability to produce useful, integrated optical links. There are many applications where monolithic integration of compound semiconductor devices with Si could dramatically improve performance and functionality.

This paper describes monolithic integration of GaAs MSM detectors on completely fabricated Si CMOS circuits, which is an important alternate integration technique in our development of high-speed analog-to-digital conversion (ADC) systems [1] and [2].

Manuscript received March 22, 2005; revised October 4, 2005. This work was supported by the Defense Advanced Research Projects Agency and by the Microelectronics Advanced Research Corporation.

The authors are with the Solid State and Photonics Laboratory, Stanford University, Stanford, CA 94305 USA (e-mail: kaima@snowmass.stanford.edu; raychen@stanford.edu; dabm@ee.stanford.edu; harris@snowmass.stanford.edu).

Digital Object Identifier 10.1109/JSTQE.2005.860991

To overcome the bandwidth and aperture uncertainty limitations for all-electronic analog-to-digital converters, we investigated a time-interleaved, integrated photoconductive-sampling-based photonic A/D conversion system, utilizing low-temperature GaAs (LT-GaAs) metal-semiconductor-metal (MSM) photoconductive switches as optical sampling gates [1] and [2]. We previously combined high-speed LT-GaAs switches with a CMOS ADC chip using a flip-chip bonding hybrid integration technique and successfully demonstrated a high-bandwidth, two-channel prototype ADC system with less than 80 fs aperture uncertainty [1].

Monolithic integration is generally considered advantageous in order to minimize circuit parasitics. The commonly adopted approach for monolithic integration is to grow the GaAs (or other compound semiconductors) device layers onto the Si CMOS wafer prior to later level metallization and then finish the metallization after the growth of the GaAs devices. However, this approach creates significant fabrication complications due to the mismatch between the different equipment used for fabricating Si circuits and GaAs devices and potential cross-contamination issues. In prior work on monolithic integration of GaAs on Si, the final level of metallization was completed after growing the GaAs film at high temperatures. One severe problem in achieving the integration was the use of different lithography tools for GaAs and Si devices, and, hence, stitching differences between the two sets of tools made circuit yield suffer and the performance was seriously compromised [3]. Since our MSM switches with short switching aperture time are achieved by shortening carrier lifetime utilizing engineered material defects, we have explored the possibility of directly growing GaAs films at low temperatures on top of completely fabricated Si CMOS chips to enable on-chip, fully monolithic integration. With this simplified approach, all the problems described above are avoided.

The most critical issue in our approach is to prevent any modification of the characteristics of the underlying Si circuits from the GaAs film growth and processing steps. Novel low-k dielectric materials have been introduced and are becoming a routine for back-end-of-line (BEOL) applications in modern Si ICs. This creates severe limitations in the process temperature for subsequent deposition and treatment steps. This restriction is strongly influenced by the choice of the low-k films and different processing schemes. In general, a safe upper temperature limit is around 400 °C.

We initially studied the low-temperature epitaxial growth of GaAs (LT-GaAs) on Si [4] and [5]. MSM switches made from




Fig. 1. (a) Circuit schematic of the CMOS receiver chip (inside the dotted line). The differential pair of the polycrystalline GaAs MSM switches is integrated at the receiver input nodes. (b) Completely fabricated CMOS receiver chip, before integration. Size is $\sim 2 \text{ mm} \times 2 \text{ mm}$.

LT-GaAs on Si showed $\sim 2 \text{ ps}$ switching time and the responsivity was comparable to its counterpart on a GaAs substrate. However, modern ICs usually have six or more metal layers. In order to grow GaAs on the Si surface of a complete chip, deep etching through these interconnect layers is required to expose the Si surface. This creates deep trenches and causes metal step coverage problems. To keep away from this problem and simplify the processing, we boldly studied direct growth of GaAs on SiO_2 or Si_3N_4 at low temperatures. At around 400°C , growing GaAs on amorphous dielectrics results in polycrystalline GaAs. The grain boundaries act as trapping and recombination centers, resulting in short carrier life time, which has a similar effect to the point defects in LT-GaAs that we previously used to achieve high-speed switching [4] and [5].

Using $1\text{-}\mu\text{m}$ -thick poly-GaAs films grown on SiO_2 at 400°C , we made MSM switches with $1\text{-}\mu\text{m}$ finger width and $0.8\text{-}\mu\text{m}$ finger spacing. A full-width-at-half-maximal (FWHM) switching window of $\sim 1.65 \text{ ps}$ was obtained using an electro-optic sampling technique [4] under illumination of a 12.4 pJ ($100 \mu\text{W}$) Ti/sapphire mode-locked laser short pulse and with 1 V DC bias voltage. A Fourier transform of the measured pulse response indicated a $\sim 270\text{-GHz}$ 3-dB bandwidth. The responsivity was as high as 80 mA/W under the above testing conditions.

II. EXPERIMENTS AND RESULTS

A. Completely Fabricated Si Amplifier IC Chip

At the time of this study, a suitable high-speed ADC CMOS chip was not available to demonstrate our on-chip integration for ultrahigh-speed ADC system [1] and [4]. For a proof-of-concept, we used a moderate-speed (300 MHz) optical receiver Si IC chip that was available. As long as we can achieve a fully functional integrated system without degrading the Si circuit performance, this is sufficient to prove the validity of this integration approach.

Fig. 1(a) shows the circuit schematic of the receiver chip. It is a two-stage amplifier with a buffered input stage and a differential gain stage. The MSM switches are to be integrated at the input nodes. Fig. 1(b) shows the original completely fabricated CMOS chip before integration. The receiver was fabricated on an $8''$ wafer and diced into a die approximately $2 \text{ mm} \times 2 \text{ mm}$ in size. It has six layers of metallization and is passivated with

$\text{SiO}_2/\text{Si}_3\text{N}_4$ dielectrics. The top metal layer is $\text{Al}+0.5\% \text{ Cu}$. The white squares in the picture are arrays of approximately $20\text{-}\mu\text{m}$ -square and $2\text{-}\mu\text{m}$ -deep glass cuts, which were originally made for flip-chip bonding purpose. The white color we see in the picture is the color of the final metal layer. Using this chip, we would like to grow poly-GaAs film on top, make the MSM switches on GaAs, and then connect MSM switches to the underlying Si circuits through the glass cut areas.

B. Chip Cleaning and GaAs Film Growth

Surface cleanliness is crucial for GaAs epitaxial growth during GaAs/Si monolithic integration. Typically, the cleaning of the Si surface is done at temperatures higher than 600°C [4], which is not acceptable for a finished chip. Since we are targeting high-speed applications and controllable defects are welcome in shortening the carrier lifetime, the requirement is relaxed to some extent.

In our particular situation, the fact that the chip is already diced into small pieces created a considerable level of unnecessary complexity for GaAs film growth and integration processing, purely due to handling difficulties. In order to grow GaAs films on such small chips, we first had to mount the chip onto a $3''$ carrier Si wafer. This was done by placing the chip on a hot plate in the cleanroom and applying a minimal amount of MBE-grade (molecular beam epitaxy) In on the back of the chip to adhere the chip onto the clean Si carrier wafer. Due to the small size of the chip and the large surface tension of In, attention must be given to avoid In migrating onto the top surface and the edge of the Si chip. If the integration was done for a full wafer, the extra effort in handling and processing due to the small size would not be required.

Chips were carefully cleaned by using multiple solvents: PRS1000, Shipley Microposit Remover 1165, PRX-127, acetone, methanol and isopropyl alcohol. PRS1000 is an organic solution used as a resist strip, where PRS stands for Positive Resist Stripper. It is used as a metal clean to remove organics and gross surface contaminants on metalized wafers. PRX-127 cleans strip resist but does not attack metals, provided it is anhydrous. The chip (on the carrier wafer) was loaded into the loadlock chamber of an MBE system and baked at 250°C for

30 min to remove moisture and gases before it was moved to the transfer tube.

GaAs films were grown in a solid source Varian Gen II MBE system. Gallium flux was supplied by a thermal effusion cell and dimeric arsenic (As_2) was provided through a valved thermal cracker. A $\sim 1\text{-}\mu\text{m}$ -thick layer of undoped GaAs was grown at 400°C substrate temperature (thermal couple reading) with an As_2/Ga beam-equivalent-pressure (BEP) ratio of 6. GaAs growth was initiated with ten migration-enhanced epitaxy (MEE) cycles and the wafer rotated at 10 r/min throughout the growth. Growing GaAs on dielectric layers and at this low temperature rendered the film polycrystalline. Because MBE growth is not selective, the poly-GaAs film covers the entire chip surface, including the glass cut areas.

C. Integration Process

If not considering the needless difficulties caused by the very small size of the chip, the process is quite simple, which is exactly the beauty of this approach.

Fig. 2 illustrates the detailed steps of the integration process. The highest temperature step was the poly-GaAs film growth in MBE chamber (400°C), which is safe for all modern IC fabrication processes, including circuits using Al interconnect and low-k dielectric materials.

Step 0 shows the starting chip, with dielectrics passivating the surface, and arrays of glass cuts made to expose the top metal layer for later contact.

In the first step, the chip is cleaned using the method described above and then loaded into MBE chamber. A $1\text{-}\mu\text{m}$ -thick poly-GaAs film was then grown at 400°C over the entire chip surface, including the glass cuts.

Next, the MSM photoconductive switches were patterned on the top poly-GaAs film. Eight switches (four differential pairs) with an interdigitated pattern were fabricated by depositing titanium/gold contact metal on the poly-GaAs layer through a standard lift-off process. E-beam lithography was used to fabricate switches with $0.8\ \mu$ and $0.6\text{-}\mu\text{m}$ finger spacing and $\sim 15\text{--}20\ \mu\text{m}$ finger width.

In order to connect GaAs switches with Si circuits, the poly-GaAs grown inside the glass cut area had to be removed in order to expose the top metal layer of the Si chip. With photoresist protecting the switch areas, the unwanted poly-GaAs was wet etched in citric acid, which is highly selective between GaAs and Al.

The final metal contact is applied using three-step deposition, a vertical deposition followed by two angled evaporation steps from both sides to ensure good step coverage because there were many steps on the surface at this point. We first deposited $150\ \text{\AA}\ \text{Cr} + 850\ \text{\AA}\ \text{Cu} + 500\ \text{\AA}\ \text{Au}$ vertically. Au is the dominant metallization on GaAs circuits. Cr and Cu were used to avoid the Au_2Al "purple plaque" intermetallic compounds [6]. Then, in the first oblique deposition, $200\ \text{\AA}\ \text{Cr} + 1000\ \text{\AA}\ \text{Au}$ were evaporated at a 60° angle from one side. This is followed by a second evaporation of the same thickness layers at the same angle, but from the opposite direction. This kind of deposition ensured conformal coverage of the contact metal.




Fig. 2. Monolithic integration process to fabricate GaAs MSM switches directly onto completely finished Si amplifier chip and to achieve an integrated optical receiver system. Not drawn to scale. Each step has self-explanatory subtitles.

Metal deposition from different angles potentially makes the lift-off process very difficult, if not impossible. We used a LOL2000 dual layer resist lift-off process to bypass the possible non-lifting problem. LOL2000 is a non-UV-sensitive liquid polymer, which can be etched away with most standard developers (weak bases). LOL2000 was first spun on the wafer and baked. Then, standard photoresist was spun on and soft-baked. The photoresist was exposed and developed in the normal manner. During development, the standard developer cleared the exposed photoresist, and also etched away some LOL2000, depending on how long it was in contact with the developer. This leads to undercutting of the photoresist and this overhang prevents LOL sidewall deposition of metal films in the angled evaporation and created an air gap for lift-off. The resist was




Fig. 3. (a) Optical receiver after integration. The gray areas are poly-GaAs film and the eight golden devices are MSM switches. (b) Enlargement of a pair of MSM switches. The large square metal pads connect the MSM switches to the underlying Si amplifier circuit.

lifted-off using Microposit 1165 and acetone. Because the overhang profile is caused by undercutting the resist, care must be taken to avoid completely undercutting (and therefore lifting off) narrow geometries [7].

After lift-off, the integration was complete. MSM switches were connected to the Si circuits through the glass cut areas and an integrated optical receiver system was obtained.

D. Monolithically Integrated Optical Receiver

Fig. 3(a) shows a micrograph of the fully integrated optical receiver. The dark gray areas are where GaAs was grown. Four pairs of differential poly-GaAs switches are shown in Fig. 3(a).

Fig. 3(b) is a zoomed-in picture showing the details of one such pair. The large rectangular metal pads connect the MSM switches with the underlying Si amplifier circuit.

E. Optical Receiver Testing

We characterized the MSM switches made from 1- μm -thick poly-GaAs grown on SiO_2 under the same conditions and achieved fast switching speed with high responsivity. We reported the executive summary results of the switches in the introduction session of this article. Fig. 4 shows the temporal and frequency response of one such switch. Since this receiver chip was not designed for high-speed applications, we were unable to directly characterize the high-speed switch performance for the integrated system. Instead, to prove the soundness of our monolithic integration approach, we tested the dc characteristics of the integrated receiver with the MSM switches to verify if it was functional as designed.

Fig. 5 shows the dc characteristics of the optical receiver. With a constant continuous-wave (CW) laser power triggering the switch, the MSM bias voltage (V_{MSM}) was varied to indirectly change the input node voltage (V_{in}) of the receiver (see Fig. 1). The corresponding output voltage (V_{out}) was recorded to obtain the dc transfer function. Changing the laser power, a different photocurrent (and therefore another transfer function) was generated. In this experiment, we indirectly measured the transfer function of the integrated receiver and demonstrated that after integration, we achieved a properly functioning optical receiver with typical input–output characteristics.




Fig. 4. Frequency response of a poly-GaAs MSM switch. Poly-GaAs was grown at $\sim 400^\circ\text{C}$. The inset is the temporal response measured by electro-optic sampling. The FWHM is ~ 1.65 ps. The 3-dB bandwidth of this switch is 270 GHz by performing Fourier transform on the waveform. The MSM switch has a 1- μm finger width and a 0.8- μm finger spacing. The response shown was tested under 1 V bias voltage and 12.4 pJ pulse energy, using electro-optic sampling technique. Responsivity was 80 mA/W for this switch.




Fig. 5. Input-output characteristics of the integrated optical receiver with MSM switches. CW laser $\lambda = 850$ nm.

It is very important that the integration process not affect the Si circuit performance. We fed the amplifier with two differential electrical signals, and used a sampling oscilloscope to measure the output step response in order to compare the AC characteristics of the amplifier (without MSM switches) before and after the integration. Fig. 6 confirms that the change in step response is not detected. The rise times of the amplifier before and after integration are both ~ 11 ns. The difference is ~ 0.1 – 0.2 ns. The measurements were done on two different chips of necessity. One was as-fabricated and did not go through the integration process, while the second was used in our integration. Because it is necessary to wire-bond the chip to the testing board in order to perform the electrical testing, it is impossible to characterize the same chip before and after integration. In addition, during the course of our work, Si chips that we received from different wafers (even possibly from different wafer lots) had chip-to-chip variations of ~ 0.2 ns, very similar to what we measured in the before-and-after integration chips and all were fully functional. The amplifier gain is measured to be 3 for chips before and after




Fig. 6. Step response of the amplifier (a) before and (b) after integration. The 10–90% rise time in (a) and (b) are both ~ 11 ns and the difference is ~ 0.1 – 0.2 ns. The amplifier gain is both 3. Circuit biasing conditions are: $V_{dd} = 2.5$ V; $V_{clk} = 0.66$ V; $V_{cm} = 0$ V; $V_{bias,n} = 0.79$ V; $V_{bias,p} = 1.9$ V.

integration. Additionally, the circuit biasing points stay exactly the same. These results clearly prove that our approach is completely safe for a finished Si CMOS chip with metallization. The circuits are fully functional and within experimental error, unchanged.

III. SUMMARY

We have monolithically integrated polycrystalline GaAs MSM switches with a completely fabricated CMOS amplifier IC chip and obtained a properly functional optical receiver without modifying the underlying Si circuit performance. The GaAs film growth, integration process, and the electrical and optical testing of the integrated system have been described in detail. The beauty of this integration approach is its simplicity, minimum fabrication disturbance, limited entirely to the tail-end Si processing, and greater applicability for much broader areas, such as optoelectronic interconnects for very-high-density, very-high-speed CMOS circuits.

In addition to minimizing parasitics (in contrast to hybrid integration methods such as flip-chip bonding), the monolithic integration avoids the use of bulk GaAs, and therefore substrate removal [8]. High-cost GaAs material is saved, and it is much easier for mass-production.

For suitable niche applications, our approach can achieve very large scale compact integration, with much better alignment with Si circuits. Another benefit is that, for optoelectronic systems, by covering the chip surface with a layer of GaAs, the potential for scattered light affecting the CMOS circuit is greatly reduced.

Previous studies reported integration of GaAs devices with partially fabricated Si circuits. To our knowledge, this is the first time a fully monolithic on-chip integration has been successfully achieved.

ACKNOWLEDGMENT

The authors sincerely appreciate the invaluable assistance of Dr. D. Grupp, H. Chin, Dr. Guanxiong Li, L. Scaccabarozzi, and T. Carver in the integration processing and chip-testing. We acknowledge National Semiconductor Inc. for providing the Si chips used in this study.

REFERENCES

- [1] R. Urata, L. Y. Nathawad, R. Takahashi, K. Ma, D. A. B. Miller, B. A. Wooley, and J. S. Harris Jr., "Photonic A/D conversion using low-temperature-grown GaAs MSM switches integrated with Si-CMOS," *J. Lightwave Technol.*, vol. 21, no. 12, pp. 3104–3115, Dec. 2003.
- [2] R. Urata, L. Y. Nathawad, K. Ma, R. Takahashi, D. A. B. Miller, B. A. Wooley, and J. S. Harris Jr., "Ultrafast sampling using low-temperature-grown GaAs MSM switches integrated with CMOS amplifier for photonic A/D conversion," in *Proc. IEEE LEOS Annu. Meeting*, vol. 2, 2002, pp. 809–810.
- [3] G. N. Nasserbakht, J. W. Adkisson, B. A. Wooley, J. S. Harris Jr., T. I. Kamins, and S. S. Wong, "Monolithic integration of GaAs and Si bipolar devices for optical interconnect systems," in *Proc. IEEE 1992 Custom Integrated Circuits Conf.*, Boston, MA, May 1992, pp. 23.1.1–23.1.4.
- [4] K. Ma, R. Urata, D. A. B. Miller, and J. S. Harris Jr., "Low-temperature growth of GaAs on Si used for ultrafast photoconductive switches," *IEEE J. Quantum Electron.*, vol. 40, no. 6, pp. 800–805, Jun. 2004.
- [5] K. Ma, R. Urata, D. A. B. Miller, and J. S. Harris Jr., "Low temperature growth of GaAs on Si substrates for ultra-fast photoconductive switches," in *Proc. Mater. Res. Soc. Symp.*, vol. 768: Paper G3.14, 2003, pp. 81–86.
- [6] R. Williams, *Modern GaAs Processing Methods*. Norwood, MA: Artech House, 1990, p. 272.
- [7] Process suggested by Stanford Nanofabrication Facility [Online]. Available: snf.stanford.edu/Process/Lithography/liftoff.html
- [8] K. W. Goossen, J. A. Walker, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. D. Bacon, D. Dahringer, L. M. F. Chirovsky, A. L. Lentine, and D. A. B. Miller, "GaAs MQW modulators integrated with silicon CMOS," *IEEE Photon. Tech. Lett.*, vol. 7, no. 4, pp. 360–362, Apr. 1995.



Kai Ma (S'03) received the B.S. and M.S. degrees in materials science and engineering from Tsinghua University, Beijing, China, in 1993 and 1996, respectively. She then received the M.S. degree in electrical engineering in 2003 from Stanford University, Stanford, CA, where she is currently working toward the Ph.D. degree in materials science and engineering under Prof. J. S. Harris.

She is a Research Assistant in Solid State and Photonics Laboratory at Stanford University. Her Ph.D. research has been focused on an ultrahigh-bandwidth analog-to-digital conversion system based on photoconductive sampling and the novel fully on-chip monolithic integration of GaAs photonic devices with completely fabricated Si CMOS circuits.



Ray Chen (S'01) received the B.Sc. degree in electronics engineering from National Chiao Tung University, Hsin-Chu, Taiwan, R.O.C. in 1997, and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, in 2001. He is currently working toward the Ph.D. degree in electrical engineering under Prof. D. A. B. Miller at Stanford University.

From 1997 to 1999, he served in the Chinese Army as a Communication Technical Officer. During the summer of 2000, he interned at IBM Microelectronics, Essex Junction, VT, where he worked on IC testing methodology for ASICs. His doctoral research focuses on CMOS-controlled rapidly tunable photodetectors for access network and telecommunication applications.



David A. B. Miller (M'84–SM'89–F'95) received the B.Sc. degree from St. Andrews University, St. Andrews, U.K., and the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1979.

He was with Bell Laboratories from 1981 to 1996 as a department head from 1987, latterly of the Advanced Photonics Research Department. He is currently the W. M. Keck Professor of Electrical Engineering at Stanford University, Stanford, CA, and the Director of the Ginzton and Solid State and Photonics Laboratories, Stanford, CA. His research interests include quantum-well optoelectronic and nanophotonic physics and devices and fundamental applications of optics in information and sensing. He holds over 55 patents.

Dr. Miller has served as a Board Member for both the Optical Society of America (OSA) and IEEE Lasers and Electro-Optics Society (LEOS), and in various other society and conference committees. He was President of the IEEE Lasers and Electro-Optics Society in 1995. He was awarded the Adolph Lomb Medal and the R. W. Wood Prize from the OSA, the International Prize in Optics from the International Commission for Optics, and the IEEE Third Millennium Medal. He is a Fellow of the Royal Societies of London and Edinburgh, OSA, APS, and IEEE, and holds honorary degrees from the Vrije Universiteit Brussel and Heriot-Watt University.



James S. Harris, Jr. (S'65–M'69–SM'78–F'88) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1964, 1965, and 1969, respectively.

He is the James and Ellenor Chesebrough Professor of Electrical Engineering, Applied Physics, and Materials Science at Stanford University. In 1969, he joined the Rockwell International Science Center in Thousand Oaks, CA, where he was one of the key contributors to ion implantation, MBE, and heterojunction devices, leading to their preeminent position in GaAs technology. In 1980, he became Director of the Optoelectronics Research Department and in 1982 joined the Solid State Electronics Laboratory, Stanford University, as Professor of Electrical Engineering. He served as Director of the Solid State Electronics Laboratory (1984–1998) and Director of the Joint Services Electronics Program (1985–1999). His current research interests are in the physics and application of ultra-small structures and novel materials to new high-speed and spin based electronic and optoelectronic devices and systems. He has supervised over 65 Ph.D. students, has over 650 publications and 14 issued US patents in these areas.

Dr. Harris is a Fellow of the American Physical Society and he received the 2000 IEEE Morris N. Liebmann Memorial Award, the 2000 International Compound Semiconductor Conference Walker Medal, an IEEE Third Millennium Medal, and an Alexander von Humboldt Senior Research Prize in 1998 for his contributions to GaAs devices and technology.